A 1.67 GHz 32-bit pipelined carry-select adder using the complementary scheme | IEEE Conference Publication | IEEE Xplore