Two-dimensional signal gating for low-power array multiplier design | IEEE Conference Publication | IEEE Xplore