A critical look at design guidelines for SOI logic gates | IEEE Conference Publication | IEEE Xplore