VLSI architecture of digital matched filter and prime interleaver for W-CDMA | IEEE Conference Publication | IEEE Xplore