A 50% duty-cycle correction circuit for PLL output | IEEE Conference Publication | IEEE Xplore