Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems | IEEE Conference Publication | IEEE Xplore