Robust design with virtual tests of mixed-signal circuits in VHDL-AMS | IEEE Conference Publication | IEEE Xplore