A low-voltage sinc/sup 2/ decimator implemented by a new circuit technique using floating-gate MOS transistors | IEEE Conference Publication | IEEE Xplore