Performance optimization of multiple memory architectures for DSP | IEEE Conference Publication | IEEE Xplore