Techniques to improve linearity of CMOS sample-and-hold circuits for achieving 100 dB performance at 80 MSps | IEEE Conference Publication | IEEE Xplore