A new architecture of RRNS error-correcting QC encoder/decoder and its FPGA implementation | IEEE Conference Publication | IEEE Xplore