A novel design technique for very low voltage MOS translinear circuits | IEEE Conference Publication | IEEE Xplore