Design of enhancement current-balanced logic for mixed-signal ICs | IEEE Conference Publication | IEEE Xplore