Low hardware complexity parallel turbo decoder architecture | IEEE Conference Publication | IEEE Xplore