FPGA designs of parallel high performance GF(2/sup 233/) multipliers [cryptographic applications] | IEEE Conference Publication | IEEE Xplore