A low power 4.3 GHz phase-locked loop with advanced dual-mode tuning technique including I/Q-signal generation in 0.12 /spl mu/m standard CMOS | IEEE Conference Publication | IEEE Xplore