Table look-up based compact modeling for on-chip interconnect timing and noise analysis

Table look-up based compact modeling for on-chip interconnect timing and noise analysis | IEEE Conference Publication | IEEE Xplore