Loading [a11y]/accessibility-menu.js
A CMOS charge pump for sub-2.0 V operation | IEEE Conference Publication | IEEE Xplore

A CMOS charge pump for sub-2.0 V operation


Abstract:

A new charge pump circuit is proposed in this paper. The major factors that will limit the charge pump gain and efficiency are threshold voltage drop and body effect. In ...Show More

Abstract:

A new charge pump circuit is proposed in this paper. The major factors that will limit the charge pump gain and efficiency are threshold voltage drop and body effect. In this paper, the proposed positive charge pump circuit uses the charge transfer switches and floating well structure to eliminate the threshold voltage drop and the body effect problems. Due to the new circuit scheme, the new charge pump circuit can be used in a conventional n-well CMOS process for low supply voltage (2 V to 0.9 V) and have high charge pump gain and efficiency. The proposed circuit is based on the 0.25 /spl mu/m CMOS technology, and the clock frequency is 50 MHz.
Date of Conference: 25-28 May 2003
Date Added to IEEE Xplore: 20 June 2003
Print ISBN:0-7803-7761-3
Conference Location: Bangkok

Contact IEEE to Subscribe

References

References is not available for this document.