Design of MUX, XOR and D-latch SCL gates | IEEE Conference Publication | IEEE Xplore