This paper presents a mathematical analysis of the ripple voltage caused by a mismatch in parasitic capacitances in multi-phase, clocked charge pumps. Through detailed circuit modeling, we show that a relatively large pedestal ripple is caused by a small mismatch in parasitic capacitance. We present a simple circuit solution and verify its performance with simulation and experimental results using a 0.35 /spl mu/m CMOS process.