A power efficient register file architecture using master latch sharing | IEEE Conference Publication | IEEE Xplore