Spatial image processing chips, known as silicon retinas, are based on the architecture of vertebrate retina and call be mathematically represented as the Laplacian of Gaussian (LOG) and Difference of Gaussian (DOG). In this paper, attention has been paid on implementing a retina function through the LOG model. Previous implementations have used a hexagonal resistive mesh within the pixel array, which can lead to low resolutions and difficulty of readout. Here, a rectangular resistive array is designed separate from the pixel array. Placing the resistive mesh at the bottom of the array allows for image sensors with high resolution. New circuits designed to accomplish this separation are reported here. Coupled with an array of photo diode pixels, it may be used for image smoothing and edge detection. The image kernel is 5/spl times/5 pixels and is implemented in analog CMOS circuits using a standard 0.35-micron process. The IC was fabricated and the hardware implementation was validated through physical testing.