System-on-Chip design using intellectual properties with imprecise design costs | IEEE Conference Publication | IEEE Xplore

System-on-Chip design using intellectual properties with imprecise design costs


Abstract:

This paper presents an IP-based System-on-Chip (SoC) synthesis framework focusing on how to select intellectual properties (IP's) from different sources and how to integr...Show More

Abstract:

This paper presents an IP-based System-on-Chip (SoC) synthesis framework focusing on how to select intellectual properties (IP's) from different sources and how to integrate the selected IP's using on-chip buses. In order to synthesize an on-chip bus-based SoC architecture using IP's with imprecise design costs, we propose a possibilistic mixed integer linear programming (PMILP) model, which is converted into an equivalent mixed integer linear programming (MILP) model without increasing the computational complexity. Experimental results on an MP3 decoding system show that the IP-centric design space with uncertainty can be successfully explored using the proposed scheme.
Date of Conference: 25-28 May 2003
Date Added to IEEE Xplore: 20 June 2003
Print ISBN:0-7803-7761-3
Conference Location: Bangkok, Thailand

Contact IEEE to Subscribe

References

References is not available for this document.