Loading [a11y]/accessibility-menu.js
Adaptive log domain filters using floating gate transistors | IEEE Conference Publication | IEEE Xplore
Scheduled Maintenance: On Tuesday, 8 April, IEEE Xplore will undergo scheduled maintenance from 1:00-5:00 PM ET (1800-2200 UTC). During this time, there may be intermittent impact on performance. We apologize for any inconvenience.

Adaptive log domain filters using floating gate transistors


Abstract:

We present an adaptive log domain filter with integrated learning rules for model reference estimation. The system is a first order low pass filter based on a log domain ...Show More

Abstract:

We present an adaptive log domain filter with integrated learning rules for model reference estimation. The system is a first order low pass filter based on a log domain topology that incorporates multiple input floating gate transistors to implement on-line learning of gain and time constant. Adaptive dynamical system theory is use to derive robust learning rules for both gain and time-constant adaptation in a system identification task. The adaptive log domain filters have simulated cutoff frequencies above 100KHz with power consumption of 23/spl mu/W and show robust adaptation of the estimated gain and time constant as the parameters of the reference filter are changed.
Date of Conference: 23-26 May 2004
Date Added to IEEE Xplore: 03 September 2004
Print ISBN:0-7803-8251-X
Conference Location: Vancouver, BC, Canada

Contact IEEE to Subscribe

References

References is not available for this document.