Design issues and performance limitations of a clock jitter insensitive multibit DAC architecture for high-performance low-power CT /spl Sigma//spl Delta/ modulators | IEEE Conference Publication | IEEE Xplore