Loading [a11y]/accessibility-menu.js
An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank | IEEE Conference Publication | IEEE Xplore

An efficient VLSI/FPGA architecture for combining an analysis filterbank following a synthesis filterbank


Abstract:

This paper describes an efficient structure to implement a system consisting of an M-channel synthesis filterbank followed by an L-channel analysis filterbank (where M is...Show More

Abstract:

This paper describes an efficient structure to implement a system consisting of an M-channel synthesis filterbank followed by an L-channel analysis filterbank (where M is a multiple of L or L is a multiple of M). The structure is very efficient in VLSI, FPGA or parallel processor implementation in terms of requiring less area or logic blocks, lower power consumption and extending the degree of parallelism. The proposed method is applicable in situations where a subband based processing or encoding follows another subband based processing or decoding and the intermediate synthesized signal is not a desired signal in itself.
Date of Conference: 23-26 May 2004
Date Added to IEEE Xplore: 03 September 2004
Print ISBN:0-7803-8251-X
Conference Location: Vancouver, BC, Canada

Contact IEEE to Subscribe

References

References is not available for this document.