A memory-based architecture for FPGA implementations of low-density parity-check convolutional decoders | IEEE Conference Publication | IEEE Xplore