A hardware-efficient FIR architecture with input-data and tap folding | IEEE Conference Publication | IEEE Xplore