A linear model for high-level delay estimation in VDSM on-chip interconnects | IEEE Conference Publication | IEEE Xplore