Cascaded double-stage configuration for high-performance broadband amplification in CMOS | IEEE Conference Publication | IEEE Xplore