Design and optimization of multi-bit front-end stage and scaled back-end stages of pipelined ADCs | IEEE Conference Publication | IEEE Xplore