A computational digital-pixel-sensor VLSI featuring block-readout architecture for pixel-parallel rank-order filtering | IEEE Conference Publication | IEEE Xplore