A novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing | IEEE Conference Publication | IEEE Xplore