Design of superscalar processor with multi-bank register file | IEEE Conference Publication | IEEE Xplore