Performance analysis of high-speed MOS transistors with different layout styles | IEEE Conference Publication | IEEE Xplore