A memory controller that reduces latency of cached SDRAM | IEEE Conference Publication | IEEE Xplore