Delay modeling of CMOS/CPL logic circuits | IEEE Conference Publication | IEEE Xplore