A high-level dynamic-error model of a pipelined analog-to-digital converter | IEEE Conference Publication | IEEE Xplore