Design of MOS current mode logic gates - computing the limits of voltage swing and bias current | IEEE Conference Publication | IEEE Xplore