Interconnect delay optimization via high level re-synthesis after floorplanning

Interconnect delay optimization via high level re-synthesis after floorplanning | IEEE Conference Publication | IEEE Xplore