Validation analysis and test flow optimization of VLSI chip | IEEE Conference Publication | IEEE Xplore