Scheduling algorithm for partially parallel architecture of LDPC decoder by matrix permutation | IEEE Conference Publication | IEEE Xplore