A two-level hybrid select logic for wide-issue superscalar processors | IEEE Conference Publication | IEEE Xplore