A low-power VLSI architecture for a shared-memory FFT processor with a mixed-radix algorithm and a simple memory control scheme | IEEE Conference Publication | IEEE Xplore