Low power architectures using localised non-volatile memory and selective power shut-down | IEEE Conference Publication | IEEE Xplore