A method and associated circuit and architectural implementations to reduce the power dissipation for the digital part of a system-on-a-chip (SOC) while maintaining the overall system performances (such as speed) unaffected are described. An alternative application is to provide fast recovery from a power shut-down event up to the level of instruction (or clock cycle) execution