A pipelined VLSI architecture for a list sphere decoder | IEEE Conference Publication | IEEE Xplore