Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking | IEEE Conference Publication | IEEE Xplore