Digital background calibration of interstage-gain and capacitor-mismatch errors in pipelined ADCs | IEEE Conference Publication | IEEE Xplore