Post-layout energy-delay analysis of parallel multipliers | IEEE Conference Publication | IEEE Xplore