Self-sampled vernier delay line for built-in clock jitter measurement | IEEE Conference Publication | IEEE Xplore